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Abstract
The application of evolution-inspired strategies to hardware design and circuit self-con guration
leads to the concept of evolvable hardware (EHW). EHW refers to self-con guration of elec-
tronic hardware by evolutionary/genetic algorithms (EA and GA, respectively). Unconventional
circuits, for which there are no textbook design guidelines, are particularly appealing for EHW.
Here we applied an evolutionary algorithm on a con gurable digital FPGA chip in order to
evolve analog-behavior circuits. Though the con gurable chip is explicitly built for digital de-
signs, analog circuits were successfully evolved by allowing feedback routings and by disabling
the general clock. The results were unconventional circuits that were well  tted both to the task
for which the circuits were evolved, and to the environment in which the evolution took place.
We analyzed the morphotype (con guration) changes in circuit size and circuit operation through
evolutionary time. The results showed that the evolved circuit structure had two distinct areas:
an active area in which signal processing took place and a surrounding neutral area. The active
area of the evolved circuits was small in size, but complex in structure. Results showed that the
active area may grow during evolution, indicating that progress is achieved through the addition
of units taken from the neutral area. Monitor views of the circuit outputs through evolution
indicate that several distinct stages occurred in which evolution evolved. This is in accordance
with the plots of  tness that show a progressive climb in a stair-like manner. Competitive studies
were also performed of evolutions with various population sizes. Results showed that the smaller
the size of the evolved population, the faster was the evolutionary process. This was attributed
to the high degeneracy in gene variance within the large population, resulting in a futile search.
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1. Introduction
Evolvable hardware (EHW) refers to hardware design and self-con guration using
evolutionary=genetic algorithms (EA and GA, respectively) [1–5]. EHW started as a
branch of electrical engineering and computer science, and currently most, if not all,
research in the  eld belongs to these two disciplines. In the broader sense, EHW refers
to various forms of hardware, from sensors and antennas, to complete evolvable space
systems, which are adaptable to changing environments, and which can increase their
performance during their operational lifetime [6–10]. In a narrower sense, EHW refers
to self-recon guration of electric hardware on a silicon chip (programmable chips) by
EA and GA.
The main concept of EA and GA is inspired by the natural selection principle in
biological evolution [11,12]. According to the neo-Darwinian view, the  ttest individ-
uals survive and reproduce, passing on their genetic material to their o springs, who
then inherit the characteristics that made their parents successful [13]. In a comparative
way, the evolution of electric hardware can be based on a population of competing
circuit designs. Each design can be represented by an array of bits, analogous to the
genotype, that specify the circuit’s component types, values and interconnections. Each
genotype is evaluated according to the degree of e ciency the circuit it represents
performs an imposed task. This e ciency level is the genotype’s “ tness measure”.
The circuits of best- t are selected and paired for “mating”. New o springs (geno-
types) are produced by “mating” via recombination of the parents’ “genetic material”
and by the introduction of random point mutations (changing bits on the genotype
chromosome). The o springs are the new generation of competing circuit designs. The
cycle of selection-mating-o springs continues until the  tness of one genotype reaches
a desired level.
The  eld of evolvable hardware was born with the availability of recon gurable
devices such as Field Programmable Gate Arrays (FPGAs); which are VLSI chips
containing an array of wired logical components [14]. Switches distributed on the chip
determine the functionality of the components and their wiring. The chip can be in-
terfaced to a PC to set the electronic switches; thus creating the realization of circuit
design. These programmable chips enabled the establishment of two types of EHW,
commonly known as extrinsic EHW and intrinsic EHW, that di er in their method of
 tness evaluation. In extrinsic EHW the evolved circuits are tested by computer simula-
tion and only a selection of the designs that materialize are implemented on hardware.
In intrinsic EHW, on the other hand, every genotype in the evolution is tested for
performance on the FPGA chip. Intrinsic EHW invalidates the need for extreme com-
putational power and complex programming often required for circuit simulations. This
can prove to be critical when testing “untraditional” and “non-analytic” circuit designs
where feedback and uncontrolled elements, such as stray capacitors and parasitic resis-
tors, can occur. Such unconventional designs can show new and unexpected behavior
in using electronic circuit functionality.
Adrian Thompson [2] from the University of Sussex, UK, was the  rst to apply
intrinsic EHW on an FPGA chip in 1995. In our experiments, we followed Thomp-
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much the same way as he used the FPGA chip. The chip’s common use in industry
has until now been restricted to digital design purposes, but by applying evolutionary
methods, we have managed, like Thompson, to evolve analog-behavior circuits with
an architecture that can exploit both the analog and digital characteristics of the chip.
For the success of the evolutionary process, we emphasized a vast freedom-of-search,
with the least limitations placed on design. Such “unconstrained” evolution has shown
the capability to evolve unconventional circuits and as a result open the way to new
forms of hardware circuit design, controllers and electronic systems.
Analysis of the evolved circuits was conducted on two dimensions:the genotype
and the phenotype. When viewing the phenotype we engaged in direct testing of the
circuits inside structure and general behavior during evolution. As evolution advanced,
we viewed several distinct steps in the development of the way the circuits processed
their input signals. We also looked at the way in which circuit size changed through
generations. The evolved circuits are shown to have two distinguishable areas:an active
one in which signal processing is made, and a large neutral one of non-participant
elements. By closely watching the growth of the active area, we were able to show
that progress is achieved through the transfer of cells from the neutral area to the active
area.
In the genotype view we examined the e ects population size and gene diversity had
on evolution speed. Our experiments showed that sex inside a large population does
not reduce evolution time compared to asexual evolution. An evolution of a single
random-mutated gene required the testing of less then half the circuits needed for an
evolution of a large population with recombination. This is due to the high level of
gene degeneracy within a large population, that leads to a futile search.
In Section 2 we describe the methods we used in order to evolve analog electronic
circuits. We point to the di erences between digital and analog circuits, and then
overviews the various parts of the apparatus and their compatibility to EHW; this
includes the con gurable FPGA chip, the task for which the circuits have been evolved,
the evolutionary search algorithm and measuring method used to evaluate the  tness of
the circuits. In Section 3 we describe the experiments conducted and their results. This
section contains an analysis of the phenotype, such as circuit behavior, output views
and the inside of circuit routing, as well as analysis of genotypic e ect on evolution
from di erent population sizes. In Section 4 we give our conclusions and summary.
2. Method of evolving analog electronic circuits
In our experiments we have evolved analog electronic circuits. Analog circuits are
commonly used in signal processing for such functions as  ltering, ampli cation and
RF. Between digital and analog circuits, the later is considered to be the more di cult
to design. The reason being, that analog design requires the need to provide greater
control over many free variables. In digital circuits, a general clock sets the pace in
which processing advances, this time has to be long enough for the transistors to reach
threshold states. These states reduce the time-dependent e ects of the transistors so
they can be referred to as “ideal” switches that work only in two input and output268 N. Raichman et al./Physica A 326(2003) 26 5–285
modes—a logic “1” for high voltage and a logic “0” for low voltage. All in-between
voltage levels are ignored.
Analog circuits in contrast, do not require the necessity to work in “time units” of
a general clock. Instead, they operate as real-time devices with behavior that employs
time characteristics such as frequency response and delays. Each transistor within the
circuit is able to operate in one of several modes, through the act of changing free
variables—such as their surrounding resistors and voltages and connectivity. These
parameters are selected individually for each transistor. While digital-circuit designers
struggle to minimize transistor size and improve on switching time, the logic structure
is left rigid and conventional. Analog designers, on the other hand, have to deal with
a vast freedom of device parameters and connectivity options.
One can build analog circuits using only digital transistors. The reason being that
digital gates, as in-silico physical entities, have time dependent characteristics. Removal
of the general clock reveals the transistors’ natural time-continuous modes, in which
the process propagates by both the switching speed of the gates and the delays imposed
by the interconnecting wires. Designing without the clock is problematic because the
transistors’ physical parameters are not free to change. Instead, one can change the
route lengths and connections that occur between the logic units to create feedbacks
and delay changes. By undertaking changes in this way, the previous “ideal” switches
are now not operating in the “universal” threshold states of “1” and “0”, but rather in
the individual intermediate analog states.
2.1. Description of the con gurable chip
EHW requires the trial and error of many di erent designs. It is for this reason
con gurable hardware, on which many circuits can be generated and replaced, is ideal
for EHW purposes. Nowadays one can easily generate such circuits by the presence
of FPGA (Field Programmable Gate Array) devices. An FPGA is a programmable
chip used in industry for quick construction of digital circuits. The basic structure of
an FPGA is an array of cells with logic units and intermediate wirings (see Fig. 1).
Programmable switches in the cell enable the connection of gates in a two-dimensional
grid, creating a digital circuit. Contemporary FPGAs can have as many as 4 million
programmable gates, permitting the construction of very large structures. Moreover,
FPGA chips are recon gurable, so that old circuits can be erased for the creation of
new ones. This is ideal for evolution and search algorithms that are based on the trial
and error of many di erent solutions.
The con gurable chip we used is a Xilinx XC6216 FPGA chip [14,2]. It is made
up of three parts:an array of cells and routes on which the circuits are implemented,
a programmable memory array that sets the cells, and a surrounding set of external
input and output buses for sending and receiving signals to the circuit.
The cell array is 64 × 64 cells in the form of a crossword. Every cell has four
inputs and four outputs that route to and from the nearest neighbors of the cell. Each
output of a cell that routes to a neighbor can be one of four possible con gurations:
three con gurations are direct connections to one of the inputs from the neighbors of
the cell, while the forth con guration can be a logic function of the inputs. A logicN. Raichman et al./Physica A 326(2003) 26 5–285 269
Fig. 1. Inside structure of a Xilinx XC6216 FPGA chip. (a) The chip is an array of 64 × 64 cells, their
intermediate routings and a surrounding set of input/output buses. The experiments were conducted on a
10 × 10 array illustrated in the lower left corner. (b) A closer view of the area in which the experiments
were conducted:a 10 ×10 cells array was set for the circuit evolution (full-colored). The surrounding outer
cells were  xed either to constant values or set to channel the input and output signals to and from the
array of cells. (c) Inside structure of a single cell:the cell has four inputs and outputs. Each output can be
set to any one of the available inputs (except a U-turn of itself) or to the output of the Function Unit. The
Function Unit is any type of a logic function that has two inputs (any of the four) and one output (AND,
OR, NOT, etc.).270 N. Raichman et al./Physica A 326(2003) 26 5–285
function can be any basic type such as NOT, AND, XOR etc., that has a single output.
By setting a couple of sequencing cells, it is possible to construct any desired simple
digital circuit.
Each transistor inside the chip has  xed values. Moreover, the closed packet of the
chip prevents the insertion of devices such as resistors or capacitors in between the
cells. The general clock is disabled. All of these restrictions when coupled together
cause the electronic signals to propagate by the natural switching speed of the gates.
The only free parameters in the circuit structure are the inside routings existing between
the cells and the function of the logic unit. For a circuit of this type to operate in an
analog way, the circuit design must use the natural physical characteristics of the inside
transistors and provide the timing that results through feedbacks and appropriate wiring
lengths.
A setting of one of the cells is determined by writing to the cell’s appropriate
memory array in the FPGA. A total of 18 bits control all the possible con gurations
related to a cell. Writing is made by a PC connected to the FPGA via an external bus.
The chip can be recon gured by erasing old circuits and building new ones.
In our experiments we set the circuit’s area to be 10×10 in one corner of the 64×64
grid. One cell at the corner side was set to receive an input signal. At the other corner
was set an output cell. The rest of the surrounding cells around the 10×10 array were
set to constant values. This allowed the evolved circuits to consist of a maximum of
100 logic functions and the wirings in-between the cells. This is an exceptionally small
number compared to what is normally used in present day circuitries. A single circuit
of 100 cells is described by a string of 1800 bits, resulting in 21800 possibly di erent
circuits.
2.2. Description of the evolutionary task: analog signal  ltration
Following Thompson’s experiments, we used the settings described above to evolve
circuits to perform the task of tone  ltering. The circuits received an input in the form
of a square wave signal with a frequency of either 1 kHz or 10 kHz. The expected
output was a logic “1” for one type of frequency inputs and a logic “0” for the second
type. This basic analog  ltering operation is considered to be a trivial behavior of an
RC circuit with a full-wave recti er. This is far from being trivial for the electronic
transistor that operates on a time-scale of nanoseconds. Some form of timing mechanism
within the circuits was needed to distinguish between the two input signals, that operate
105 times slower than the characteristic transistors’ time scale. Due to the absence of
an external clock, this mechanism had to evolve independently within the FPGA.
For a digital system, one possible solution for  ltering two tones is by high-rate
sampling of both signals and then determining the rate that “1”s or “0”s occur in
speci c time intervals. This complex method requires several hundreds or thousands
of logic gates with exact timing, many more than the simple resistor and capacitor
necessary in the case of analog  ltration. We assumed that there was enough space to
look for simple analog circuits in the FPGA that performed the same task of  ltration
and which required only a few gates.N. Raichman et al./Physica A 326(2003) 26 5–285 271
Fig. 2. Description of the Genetic Algorithm:GA manipulates bit-strings as if they were chromosome in
nature. Each string (gene) represents an electronic circuit on the FPGA, encapsulating a total of 1800 bits
per string. The GA stages are:(1) Creation of an initial population of random genes. (2 and 3) Each gene is
translated into an electronic circuit on the FPGA chip, tested and graded for a “ tness” measurement. (4) A
new population is created by random selection of genes from the previous generation. The random selection
chance of each gene is linear to its rank inside the population; so that the best scoring gene has twice the
chance over the mean. In this way, higher ranking genes breed more rapidly then lower ranking ones. The
selected genes are copied to the new population. Lastly, mutation operators of cross-breeding (replacement
of two bit-strings at a random point) and point-mutation ( ipping a value of a bit) are applied. (5) The
new population is now tested and graded similar to the  rst. GA continues until a circuit with a satisfactory
 tness is found.
Simulation of the circuits built on the FPGA will not materialize in a proper circuit
realization, because of the impossibility of describing all the needed parameters. This
is due to three restrictions:Firstly, as mentioned before and of paramount importance,
inside the FPGA there is a large number of unknown variables. Stray capacitors and
resistors lay inside and between the silicon layers that construct the transistors and their
interconnecting wirings. Secondly, the time scale that the gates operate on (nanosec-
onds) is far too fast for long term analysis. Thirdly, transformation from simulation to
hardware is problematic due to construction imperfections of the chip.
2.3. The genetic algorithm
Since circuits can be reconstructed and re-tested on the FPGA numerous times, this
chip may be ideal for evolutionary search. Consequently, we used a GA that mimics
the evolution of genes through generations in nature (see Fig. 2). In our particular
case, the GA regarded each circuit genotype—the 1800 bits that are used to realize the
circuit on the FPGA chip—as if it was a chromosome, and considered the  tness of the272 N. Raichman et al./Physica A 326(2003) 26 5–285
circuit as its ability to “breed” compared to the rest of the genes in the population. A
circuit’s  tness is a grade describing its performance after it was tested on the FPGA.
GA operates in steps of “generations”, whereby in each generation new o springs are
created from the previous population of genotypes through selection, gene exchange
(sex) and mutation. The new o springs replace the old population and are then tested
on the FPGA.
GA begins by generating an initial population of random genobytes. This population
size remains constant throughout the evolution. Each genobyte is translated into an
FPGA electric circuit and the circuit is tested to receive a  tness value. Once all the
circuits in the population are tested, they are ranked according to their  tness.
The next stage after this step, is to create a new population which will become the
next generation. New individuals are selected and copied from the old population with
a changing probability. The probability of one chromosome to “breed” itself—i.e., to
be copied—is linear to its rank within the population. Thus, the best  tting circuit in
a population has twice the chance to breed then the on average  tting circuit. Two
gene manipulating operators, recombination and point-mutation, are then applied on
the new population.
Recombination acts as the parallel to sex in nature. Two randomly selected parent
genes are crossed at a single point to create two new o springs. These two o springs
replace the original parents. The rate of genes that are crossed within a population is
determined by the factor Pcross.
Point-mutation is a  ip in value of each bit in the genotypes with a probability
Pmutation. In nature, the rate of point-mutations is near 10−8 per base per replication,
which is considered to be a low level set by nature through evolution; probably to avoid
severe damage to living beings. In our setup we used a much larger value (around 10−3
per bit per replication) for faster search since we do not mind a high rate of circuit
“death”.
Recombination and point-mutation operators come to ensure gene diversity through
generations and the exploration of new genes. Recombination allows the transfer of
information from one gene to another, and is most e ective at the beginning of evolu-
tion when randomly generated genes are genetically more spread apart. Recombination
causes the spread in genes to converge onto a smaller genetic area and to focus onto
a single type of solution. Gene mutation changes the gene structure, forcing them to
explore new genetic areas, and becomes most important in the later stages of evolution
when the population has lost its gene diversity. There are many types of mutation
operators, in our experiments we tested evolution with random point-mutation only.
In order to ensure that the best genotype is not lost through selection and mutation,
we ensure elitism:This stipulates that the highest ranked genotype is inserted with
no change into every new population, through the replacement of a randomly selected
gene.
The  nal step in the process is when the new generation replaces the old one, and
the GA continues in its testing of the new generation. Fitness continuously increases
as evolution proceeds, until a circuit with su ciently high  tness is found. Genotypes
and  tness measurements of all the individuals in the GA are digitally saved onto
a PC.N. Raichman et al./Physica A 326(2003) 26 5–285 273
2.4. Method of measuring  tness
Fitness of a circuit is a measure of the distance a circuit’s behavior is from the
required task of tone  ltration it must perform. The measure is a characteristic of the
output of the circuit only, and has no reference to the inner circuit design. To every
circuit, two input tones were sequentially applied, and the output signal examined. A
1 MHz oscillator was used to sample the output signal for a 200 ms period and a
digital counter counted the number of times the output was at logic “1” for each input.
An e ciently good discriminating circuit will show a constant “1” for all the time
periods recorded for one type of frequency inputs, resulting in a high count; and will
show a constant “0” for all the time periods of the other type of inputs, resulting in
a zero count. Such a circuit will receive the highest  tness grade of 1. In order to
achieve high  tness accuracy, we tested each input  ve times in a random sequential
order. Fitness of a circuit was calculated by the equation:
 tness = 1
5 | I1 KHz −  I10 KHz| ; (1)
where I1 KHz and I10 KHz are the counts of logic “1”s for each of the input intervals. The
overall result was a measurement resolution of 1=200;000 with each circuit evaluation
lasting 2 s.
3. Experimental results
Experiments were performed for several con gurations, such as population and circuit
size (gene length). In all cases, the circuits were evolved to perform the same task of
frequency  ltration. In a majority of the sessions, evolution was able to locate the high
scoring circuits.
The tests consisted of population sizes of 500, 50 and 5 genotypes, with Pcross =0:7
and Pmutation =0 :0015. We also tested the evolution of a single genotype, using just
mutation and no recombination. The circuit size in all these tests was 10 × 10 cells.
An evolution with a circuit size of 7×7 was tested in addition with a population size
of 50 and with same mutation and recombination rates as before.
Analysis of the evolutions was conducted on two dimensions:the phenotype and the
genotype. In the phenotype view we looked at how circuit size, circuit structure and
 tness changed as evolution advanced. In the genotype view we tested the e ect of
population size and mutation operations on the evolutionary search.
3.1. Phenotypic changes through evolution
3.1.1. Outside monitor view
The outputs of the evolved circuits were monitored on a scope for observation during
evolution. The  tness of an evolution of a population size of 50 is shown in Fig. 3,
and output samples are shown in Fig. 4. In most cases, the circuits evolved in several
distinct stages. For the  rst stage, the circuits were rated at very low levels for either
outputting the same constant value for both inputs, or for outputting a bus where274 N. Raichman et al./Physica A 326(2003) 26 5–285
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Fig. 3. Evolution of a frequency discriminating circuit with a population size of 50, with parameters
Pcross =0 :7 and Pmutation =0 :15%. (a) A plot of the  tness distribution within the population through
3750 generations. The  tness in every generation is sorted from highest to lowest. (b) A plot of the  tness
of the best  t circuit and of the mean. The  nal circuits reached a  tness grade of 0.985, representing a well
operating circuit. In two periods (generations 400–700 and 2100–2600) the  tness drops to lower levels,
though elitism is used in the GA. The drop is most probably due to inside chip physical changes resulting
over time that may be generated by such elements as local temperature changes.N. Raichman et al./Physica A 326(2003) 26 5–285 275
Fig. 4. Monitor outputs of an evolved circuit. These monitor pictures were taken after the evolution described
in Fig. 3 had ended. The task was to evolve frequency discriminating circuits of two tones:1 and 10 kHz
(input signals). Sampled circuits from various stages in the evolution were rebuilt on the FPGA and were
tested for the two inputs. For the  rst generations, no  ltration was yet achieved, and the input signals passed
unchanged. At generation 400, a frequency divider of two was built, still with no signi cant change between
the two inputs. The higher  tness (0.352) was probably due to undetected noise. At generations 600 and
850, some discrimination starts to show, when the 1 kHz signals appear on average more at “0” then at “1”.
By generation 900, the 1 kHz signal is completely damped while the 10 kHz signal remains unchanged. At
around generation 2500 (after around 4 days of working) a drop in  tness occurs (see Fig. 3), indicated
also in the outputs signals; this is probably due to physical changes inside the FPGA. At generation 3540 a
perfect discriminating circuit is evolved. The noise in the high output for the 10 kHz signal goes undetected
by the digital  tness measuring circuit.
the input signals were passed unchanged. In several cases the output frequency was
divided by 2 or more compared to the input frequency. This resulted from a simple
logic structure that is commonly used in binary counters. Frequency division a ects
both inputs in the same way, and has no e ect on  tness.
The next stage was usually the creation of several inner wiring loops that generated
high frequency oscillations of up to 110 MHz. These fast oscillations appeared as noise276 N. Raichman et al./Physica A 326(2003) 26 5–285
Fig. 5. Frequency response of an evolved frequency discriminating circuit. Plotted is the behavior of the
best  t circuit from Fig. 3 against input signals of various frequencies. We measured the averaged relative
time that the output was at a logic “1”. The circuit that evolved for the task of discriminating a 1 kHz
from a 10 kHz input signal, has the characteristics of a high-pass  lter with a knee between the two input
frequencies.
that was the same for both inputs. The noisy output scored a  tness around 0.1, that was
somewhat higher than that of a constant output, but still very low in value. Following
this, there usually was a phase in which only one input signal was  ltered, with the
other signal passing una ected with a  tness of around 0.5. In the  nal stage, the
second input frequency was also  ltered, to maximize the  tness. The passage between
stages frequently occurred in the form of rapid climbs in  tness with long durations at
each phase.
The monitor view of the  nal circuit in Fig. 4 shows an optimal output that dis-
tinguishes between the two inputs. The resulting output for the 10 kHz signal in not
“clean”, due to the blindness to noise of the  tness measurement around the logic “1”.
This results because the  tness measurement is obtained by using a high rate digital
sampling of the output that is insensitive to noise in the high or low margins. Adding
an external hysteresis inverter at the output straightened the signal and eliminated noise.
The  ltering behavior of the  nal circuit is clearly seen in Fig. 5. The plot shows
a frequency response of a high-pass  lter with a knee just between the two input
frequencies.
3.1.2. Inside circuitry analysis
An inner view of evolved circuit routings, produced by plotting their genotype, shows
a complex network structure with many feedbacks (Fig. 6).
The complex mechanism governing the circuits is also highlighted by their relation-
ship to the external environment. The circuits tended to be highly sensitive to outside
changes. In one experiment (Fig. 7), a  ltering circuit was evolved with the FPGA
output connected to a scope. Changing the scope to another type—i.e., changing theN. Raichman et al./Physica A 326(2003) 26 5–285 277
Fig. 6. Inside routings of an evolved circuit. The upper drawing is of the inside routings of the best  tting
circuit that resulted from the evolution in Fig. 3. The structure is a complex net of cross-wirings, feedbacks
and logic gates (the type of logic function of each cell, marked by a small square in the middle, is not
speci ed). By deleting all wires that receive constant values or do not lead to an output in any way, the
active area of the circuit is revealed in the diagram below. This area is exceptionally small and requires only
7 logic gates and several interconnections. All the rest of the cells can be regarded as a “neutral net”. Some
undetected nearby cells might still be participating in the signal  ltering process as passive components, as
Thompson has shown in [2].278 N. Raichman et al./Physica A 326(2003) 26 5–285
Fig. 7. Adaptation to a changing environment. The circuits that evolved, tend to be highly adapted to
the environment in which the evolution took place. Changing the environment can cause a drop in the
performance of the circuit. In this example, the frequency discriminating circuit from Fig. 3 was evolved with
a monitor attached to the output. The monitor can be regarded as being a part of the external environment,
since it enforces a load on the output. At generation 3780 the attached monitor was switched to a monitor
of a di erent type, thus changing the load on the output. This action caused a reduction of 30% in  tness.
Further evolution for another 150 generations managed to overcome the environmental change and re-adapt.
load on the circuit output—caused the  tness to drop dramatically to around 30%.
Though such high sensitivity to outside changes could be regarded as a drawback, it
is compensated by the high level of adaptation to new changes. Evolution of the same
circuit was continued, with its placement now in the new environment. This action
quickly saw the  tness rise back to a high level.
The circuit can analytically be reduced to the active area in which the signal  ltration
occurs (Fig. 6). This is done by deleting all wires that either do not lead ot the circuit
output, or lead function units that are set to constant values. The active area may be
small, requiring less than entire 100 cells available.
The simpli ed view of the logic gates and wirings is insu cient for understanding
how the circuits operate. This results because the simpled view of wires and logic
functions disregards the presence of parasitic elements. Thompson [15] tried to analyze
just how one such circuit operated by analytically decomposing it into its elements,
without any conclusive results.
An estimation of the size of the small active area can be obtained by viewing the
 tness distribution in the population (Fig. 8). A plot of the  tness, averaged over the
last 20 generations, shows a portion of genobytes scoring a  tness of nearly zero. This
is a signi cantly low  tness compared to the  tness scored by the rest of the genobytes.
The low  tness of the genobytes is a result of mutations within the cells that occur
as part of the active area. Mutations in these cells cause a total failure to occur in
the circuit operation. The percentage of low-scoring genobytes within the population
provides an estimate of the number of cells participating.N. Raichman et al./Physica A 326(2003) 26 5–285 279
Fig. 8. Fitness distribution inside a population. The plot is of the  tness distribution, averaged over the last
20 generations taken from the evolution in Fig. 3. The relative number of genes that score a  tness close to
zero, compared to the size of population, can be used to estimate the physical size of the active area in the
evolved circuit. In this example, the active area is around 7 logic units. The area with high  tness shows
the size of the neutral net surrounding the active circuit.
In the previous example (Fig. 3), the active area of the circuits is exceptionally small
compared to the overall cell array as seen in Figs. 6 and 8. During the evolutionary
process, the active area never exceeds above 20% of the total 100 cells, while the  nal
circuit size can shrink to occupy just a few (around 7 to be exact) logic units. In [2],
Thompson had shown that some surrounding passive cells, that is ones in which no
signal can pass through, these cells can still play a signi cant role in the process of
 ltration. A role in which changing con gurations of several nearby passive cells can
negatively a ect the circuit  tness. The evolved circuit took advantage of the presence
of surrounding passive elements, such as capacitors and resistors, in order to perform
the task properly.
A second evolution with a population size of 50 genes (Fig. 9), using the same
parameters as the previously described evolution, shows a climb with a di erent  tness
pattern:the  tness climbs in a stair-like manner, without any temporary down-falls in
 tness during the evolution. This pattern is a hint that progress was achieved in several
distinct steps.
Further analysis of the  tness distribution at the di erent stages shows that the active
area of the evolved circuit grows in time. The size of the active area is estimated as
before, by evaluating the percentage of genes in a generation that score a  tness of zero.
A look at the inside routings of circuits formed at each step (Fig. 10) is in accordance
with the estimation that circuit size grows through time. At generation 3000, the active
area is less than 10 cells (10% of the 100 cells available), and for the  nal generations
this area grows to occupy around 20 cells. In this evolution, progress is achieved by
adding new parts to the existing circuit.
Examination of the  tness distribution within a population of one generation
(Fig. 9), shows a separation into three distinguishable formats:A  at high ridge where280 N. Raichman et al./Physica A 326(2003) 26 5–285
Fig. 9. A stair-way evolution of a population size of 50. (a) A plot of  tness distribution within the
population through 5800 generations. The  tness climbs in a distinctive stair-way manner. (b) Shows a
 tness distributions of the 50 genes of generations selected from the di erent steps of evolution. In each of
the three plots the  tness of a genotype is averaged over 20 generations. As in Fig. 8, the relative number
of genes that score a  tness that is nearly zero, can be used to estimate the physical size of the active area
in the evolved circuit. In this example, the active area grows as evolution progresses, from around 10% of
the 100 available cells at generation 3000 to around 20% at generation 5000.
most of the population scores near the same  tness, a low area of very poor scoring
genes that points to the circuit size, and a small intermediate area. The high ridge is of
genotypes that did not mutate in the active cell area and where all score close to the
same  tness. This fact points to the presence of large “Neutral areas” where mutationN. Raichman et al./Physica A 326(2003) 26 5–285 281
Fig. 10. Change in circuit size during evolution. Inside routings of the best genes from generations 1700,
3000, 4200 and 5000 from the evolution in Fig. 9. The  gures show only the routings that are relevant
to the circuit activity. The complex structure of the evolved circuit grows with presistence as evolution
advances. At generation 3000 the circuit is constructed from 9 logic units and additional connecting wires,
encompassing a total of 31 cells from the 100 cells available. In generation 5000 the circuit grows to contain
23 logic units and total of 45 cells.
had no e ect. In such neutral areas, the GA can propagate for hundreds of generations
without any success in  nding superior circuits. The neutral areas are clearly viewed
in Fig. 10 as the large number of inactive cells.
The overlapping  eld between the core and the neutral areas is relatively small,
con ned to no more than 10% in most cases. This is shown by the steep fall in  tness
between the two areas. Since the core size grows during this evolutionary example, it
can be concluded that circuit improvements are happening at these intermediate areas.
Additional support for this view was observed in another experiment conducted with
the same parameters as above but with an available area of only 7 × 7 cells (a cut
down of 50%). The GA was able to reach a degree of high  tness at a slightly faster
rate (i.e., one requiring less generations), una ected by the fact that the cells far from
the input/output cells were missing.282 N. Raichman et al./Physica A 326(2003) 26 5–285
3.2. Genotypic e ects on evolution
We tested the e ect that population size had on evolution. Evolutions were conducted
with population sizes of 500, 50, 5 and a single genotype, with parameters Pcross =0:7
and Pmutation =0 :15% for all experiments (Fig. 11). In the case of a single genotype,
the crossover operator has no meaning and progress depends entirely on mutations.
This is similar to a case of bacterial division without sex. To allow some freedom
to the evolution of the single gene, the circuit was allowed to evolve not just uphill
in  tness, but with slight down-falls as well. In this situation, the single gene could
explore a wider range of neutral areas. The single gene had managed to evolve to a
level of high  tness after a realization of 68,000 circuits. For most of the evolution
(realization of the thirst 50,000 circuits) the  tness did not exceed 0.2. The rest of the
climb from 0.2 to 0.9 took place in the realization of the last 18,000 circuits—which is
an exceptionally fast rate. In contrast to evolution with larger populations, the  tness
plot is quite spiky and unstable.
In the evolution of larger populations, the high rate of cross-breeding and low rate of
mutations caused the populations to degenerate in the sense that gene variance within
a population was low. This caused the  tness climbs to be far more robust to noise
and behave in a more stabilized manner compared to the climb of a single gene, since
many of the circuits scored the same results. The population size of 5 required 28,000
generations (a realization of 140,000 circuits) before it found a suitable solution, while
an evolution of 50 genotypes was lasting about 5000 generations (a realization of
250,000 circuits).
For a large population of 500, the GA was found to be unsuccessful and to progress
very slow with a best  tness result of around 0.6 after 4 weeks of exploration (with
the testing of more than 500,000 circuits realized). Despite the unsuccessful climb to
high  tness, the large population was still found to exhibit some advantage in early
stages where it quickly climbed to an intermediate level, probably a ected by the fact
that the population genes were still far apart and variation was quite high.
4. Conclusions
We have demonstrated the capability of EHW in evolving analog circuits in an
environment that was initially designed for digital circuit purposes. The circuits were
evolved to discriminate between two input tones. The environment in which the circuits
were grown contained a maximum of 100 logic units and their necessary interconnect-
ing wirings. The GA had managed to focus on several solutions, out of a search space
of 21800 di erent possible circuitries.
Our experiments showed that the evolved circuits tended to be exceptionally small
in size. In certain cases the  nal circuits had fewer than 7 logic gates. Small as this
sum is, it is still di cult to diagnose the way the circuits operate. This results because
of the presence of hidden components present between the silicon layers. Though we
have access to the full gene of every generated circuit, the gene does not encompass
all the required information for a complete analysis.N. Raichman et al./Physica A 326(2003) 26 5–285 283
Fig. 11. Evolution with population sizes of 1, 5 and 50 (a, b and c, respectively). Point mutation and
cross-breeding probabilities were the same for all (0.0015 and 0.7, respectively). Plotted is the highest
 tness in the population of each generation. The scale of all graphs is according to the number of tested
circuits, instead of by generations, to allow comparison of the run time of each evolution (2s per circuit).
All evolutions had a  tness climb after a long low-level spiky search (not shown in (a) and (b)), caused by
simple loop structures as in generation 1700 in Fig. 10. The shortest evolution time to reach a high  tness
was with the single gene, and the longest expedition was with the population of 50. This is the reason for
the high gene degeneracy in the large population, which lead to a futile search.284 N. Raichman et al./Physica A 326(2003) 26 5–285
From an engineering point of view operational incomprehension and the incapacity
to perform analysis can be considered severe drawbacks. These de ciencies appear
whenever a circuit task is to be modi ed or the enviroment changes. Bypassing these
problems can be made by re-adaption of the circuit to the new conditions by further
evolution.
The success of the evolution of circuits depends on the ability of the GA to  nd
gene modi cations that score ever higher  tness. Our experiments showed that nearby
neutral areas are able to participate in the optimization process. The active circuit grew
in size as  tness increased, by adding cells taken from the neutral areas.
We have also noticed that in large populations where sex between individuals occurs,
these do not evolve faster than the randomized search of a single gene. The slow rate
is caused by the high degeneracy in gene variance within the large population, which
leads to a futile search.
This last result can point to new insights on the subject of biological evolution
and the bene ts and de ciencies of sexual and asexual evolutions. The relevance to
biological evolution will be discussed in a separate article.
We would like to thank the Projects Laboratory of the Iby and Aldar Fleischman
faculty of engineering of TAU for their full support. A special thank is given to Hanan
Shteingart who helped us in the construction of the apparatus. We would also like to
thank to the O ce of the TAU Vice President for Research for his support in this
research.
References
[1] D.E. Goldberg, Genetic Algorithms in Search Optimization & Machine Learning, Addison-Wesley Pub.
Co., Reading, MA, 1989.
[2] A. Thompson, Hardware Evolution:Automatic Design of Electronic Circuits in Recon gurable Hardware
by Arti cial Evolution, Springer, Berlin, UK, 1998.
[3] A. Thompson, C. Wasshuber, Design of single system through arti cial evolution, Int. J. Circ. Theor.
Appl. 28 (6) (2000) 585–599.
[4] J.R. Koza, Genetic Programming, MIT Press/Bradford Books, Cambridge, MA, 1992.
[5] M. Sipper, E.M.A. Ronald, A new species of hardware, IEEE Spectrum 37 (3) (2000) 59–64.
[6] Boag Alona, Boag Amir, Design of electrically loaded wire antennas using genetic algorithms, IEEE
Trans. Antennas Propag. 44 (5) (1996) 687–697.
[7] H. De Garis, M. Korkin, F. Gers, E. Nawa, M. Hough, Building an arti cial brain using an fpga based
cam-brain machine, Appl. Math. Comput. J. 111 (2000) 163–192.
[8] I. Harvey, Evolutionary robotics and saga:the case for hill crawling and tournament selection, in:
Studies in the Sciences of Complexity, Arti cial Life III, Santa Fe Inst., Addison-Wesley, Reading,
MA, 1993, pp. 229–326.
[9] I. Kajitani, M. Murakawa, D. Nishikawa, H. Yokoi, N. Kajihara, M. Iwata, D. Keymeulen, H. Sakanashi,
T. Higuchi, An evolved hardware chip for prosthetic hand controller, Proceedings of the Seventh
International Conference on Microelectronics for Neural, Fuzzy, and Bio-Inspired Systems, 1999, pp.
179–186.
[10] J.R. Koza, D. Andre, F.H. Bennet III, M.A. Keane, Design of a high-gain operational ampli er and
other circuits by means of genetic programming, in:P.J. Angeline, R.G. Reynolds, J.R. McDonnell,
R. Eberhart (Eds.), Evolution Programme VI, Sixth International Conference, EP97, Indianapolis, IN,
USA, 1997 Springer, Heidelberg, Germany.N. Raichman et al./Physica A 326(2003) 26 5–285 285
[11] I. Harvey, The arti cial evolution of behaviour, Ph.D. Thesis, COGS, Univ. of Sussex, 1995.
[12] I. Harvey, Species adaptation genetic algorithms:a basis for a continuing saga, in:Towards a Practice
of Autonomous Systems, Proceedings of the First European Conference on Arti cial Life, MIT
Press/Bradford Books, Cambridge, MA, 1992, pp. 346–354.
[13] B. Drossel, Biological evolution and statistical physics, Adv. Phys. 50 (2001) 209–295.
[14] XC6200 Field Programmable Gate Arrays, Advanced Product Information V1.7, Xilinx Inc., 1996,
www.xilinx.com.
[15] A. Thompson, P. Layzell, Analysis of unconventional evolved electronics, Commun. ACM 42 (4) (1999)
71–79.